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Capacity enhancement and operational flexibility are two of the important limitations of the centralized shunt APF (APFsh) unit.
These limitations can be conquered by the operation of multiple APF units in parallel and connected back to back by a common
DC link capacitor. In that case, a circulating current (CC) flows within the APFsh units. This CC flow becomes out of control when
the APFsh units operate in hysteresis based current controlled mode. One of the difficulties of this CC flow control or reduction is
the variable switching frequency of the APFsh units. In this paper, themodel for CC flow is derived by the switching dynamics study
of the APFsh units. It is found that the selection of design parameters plays an important role in the amount of CC flow. Detailed
simulation, analysis, and real-time performance show how the selection of design parameters affects the CC flow and the reduction
of CC flow can also be achieved at an acceptable level by the proper selection of design parameters.
1. Introduction
The power quality, at all time, is a matter of concern where a
number of nonlinear, harmonics producing, and sophis-
ticated loads are connected in an electrical distribution
network. In that case, for power quality (PQ) improvement,
shunt active power filters (APFsh) are finding greater appli-
cations as interfacing and compensating devices in the dis-
tributed network. The power rating and switching frequency
of the APFsh converters are determined by the magnitude
of harmonic currents and required filter bandwidth. In high
power applications, the filtering task cannot be performed for
the whole spectrum of harmonics by using a single converter
due to the limitations on switching frequency and power
rating of the semiconductor devices. Therefore, compensat-
ing the reactive harmonic components to improve the power
quality of the distributed network as well as to avoid the large
capacity centralised APFsh, parallel operation of multiple
low power APFsh units is increasing. Different controlling
mechanisms and topologies are available in handling the
difficulties of parallel operation of APFsh either in active
load sharing or distributed mode. Although the harmonic
current compensation is the primary function of parallel APF,
it can also be used as a compensator for voltage harmonics. A
detailed technical review on parallel operation of APFsh for
current and voltage harmonic compensation in a distributed
generation (DG) network has been done in [1, 2] where the
pros and cons of the different control methods have been
discussed. For these cases, there is no physical/electrical link
between the APFsh units. Another kind of configuration is
also available where the system components and cost are
reduced by maintaining a common DC link back-to-back
connection between the APFsh units [3]. But it then raises
the control complexity by introducing the zero-sequence
circulating current (ZSCC) flowwithin theAPFsh units which
can overload the inverters of the APF units and thus increases
the power losses. Other problems associated with the ZSCC
flow is that it can reduce the ampacity (capacity of carrying
current) of the cable, it can increase the DC link voltage, and
it is harmful for the DG system like DFIG application [4–8].
The controlmethods for the reduction of ZSCC discussed
in the literature are mainly for PWM based control system.
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Figure 1: (a) Single line diagram of a 3ph 2 units APFsh and (b) VSI switching with common DC link presenting 𝑖cc = ZSCC flow.
Inmost of the cases, themethods are discussed for the parallel
operation of inverter or rectifier [6–10]. Very few of the
articles show the ZSCC reduction for the parallel operation of
APFsh units [11]. None of these discuss the ZSCC flow issues
and control method for the parallel operation of con-
verter/APFsh based on hysteresis control. Therefore, an
attempt has been made here to discuss the issues related to
hysteresis control.
2. Working Principle
According to the working principle of an APFsh unit in
parallel to the load to compensate the reactive and harmonic
current, there are two possible modes of operation: capacitive
mode (where the current flows from the capacitor) and
inductive mode (the current flows towards the capacitor).
When multiple APF units work in a current sharing mode,
there could be four possible modes of operation: (i) capac-
itive-capacitive, (ii) inductive-inductive, (iii) capacitive-
inductive, and (iv) inductive-capacitive. As an example,
Figure 1(a) shows a single line diagram of a 3-phase system,
where 𝑖cc represents the circulating current flow between
the APF units. In the case of a 3-phase system, shown in
Figure 1(b), this circulating current flow exists as a zero-
sequence harmonics in the zero-sequence current flow when
a circulating loop is created within the APFsh units and hence
it is termed zero-sequence circulating current (ZSCC) flow.
In general these harmonics are (3 + 𝑛 ∗ 6) order, where 𝑛 =
0, 1, 2 . . ..
3. Model for ZSCC Flow
For simplicity, derivation of ZSCC flow has been carried out
on a per phase basis. Figure 2 shows the possible mode of
operation between theAPFunits (1 phase), where sh-𝑖 and sh-
𝑐 represent the corresponding inductive and capacitivemode,
respectively. If there is a difference in any of the parameters,
such as switching frequency, current sharing, interfacing
inductor, and hysteresis band (in case of hysteresis current
controller), then the APFsh units can operate in inductive-
capacitive or capacitive-inductivemode. In these cases, ZSCC
will flow and these are reflected in Figures 2(f) and 2(h).
From Figures 2(a) and 2(b), during the capacitive mode,
the current flow can be obtained as
𝑑𝑖sh-𝑐
𝑑𝑡
=
Vsh-𝑐 − Vpcc
𝐿 sh1 ‖ 𝐿 sh2
, (1)
while Vsh-𝑐1 = 𝛿1Vdc = Vsh-𝑐2 = (1 − 𝛿2)Vdc = Vsh-𝑐; here 𝛿 is
the ducy cycle; that is, the Ac voltages of the APFsh units are
equal.
Similarly, Figures 2(c) and 2(d) show that when both the
APF units work in inductive mode during its switching cycle,
the resulting current flows can be found as
𝑑𝑖sh-𝑖
𝑑𝑡
= −
Vsh-𝑖 + Vpcc
𝐿 sh1 ‖ 𝐿 sh2
, (2)
while Vsh-𝑖1 = (1 − 𝛿1)Vdc = Vsh-𝑖2 = 𝛿2Vdc = Vsh-𝑖.
From Figures 2(e) and 2(f), the circulating current flow in
capacitive-inductive mode can be obtained as
𝑑𝑖cc-𝑐
𝑑𝑡
=
Vcc-𝑐
𝐿 sh1 + 𝐿 sh2
=
Vsh-𝑐1 − Vsh-𝑖2
𝐿 sh1 + 𝐿 sh2
=
(𝛿
1
− 𝛿
2
) Vdc
𝐿 sh1 + 𝐿 sh2
,
(3)
while Vsh-𝑐1 > Vsh-𝑖2.
Advances in Power Electronics 3
Capacitive mode
(a) (c)
(b)
Inductive mode
(d)
(g)
Circulating current flow
(capacitive mode)
(e)
Circulating current flow
(inductive mode)

(h)(f)
+
+
+
−
+
−
+
−
−
+
+
+
−
+
−
+
−
+
−
+
−
+
−
+
−
−
−
+
−
+
−
+
−
−
+
+
+
−
−
−
pcc
pcc
pcc
pcc
pcc
pcc
pcc
ish−c
ish−c
ish−c
ish−c
ish
icc icc
−cc
ish−cc
ish−cc
ish−i
ish−i
ish−i
ish−i
ish−i1ish−c1
ish−c2
ish−cc
ish−i2
sh−c
sh−c
sh−cc sh−cc
2
sh−c1
sh− i1
sh−i2
sh−i2
sh−c2
sh−c1 sh−i
sh−i
1
Lsh1
Lsh1
Lsh1
Lsh1
Lsh1
Lsh1
Lsh1
Lsh1
Lsh2
Lsh2
Lsh2
Lsh2 Lsh2
Lsh2
Lsh2
Lsh2
pcc
Figure 2: Possible mode of operation between two APF units to calculate circulating current.
Similarly, the circulating current flow for inductive-
capacitive mode is
𝑑𝑖cc-𝑖
𝑑𝑡
=
Vcc-𝑖
𝐿 sh1 + 𝐿 sh2
=
Vsh-𝑖1 − Vsh-𝑐2
𝐿 sh1 + 𝐿 sh2
= −
(𝛿
1
− 𝛿
2
) Vdc
𝐿 sh1 + 𝐿 sh2
,
(4)
while Vsh-𝑖1 > Vsh-𝑐2.
Therefore, in general, the equation for the ZSCC flow can
be written as
𝑑𝑖cc
𝑑𝑡
=
𝛿ccVdc
𝐿 sh1 + 𝐿 sh2
, (5)
where 𝛿cc = 𝛿1 − 𝛿2 for capacitive mode and 𝛿cc = 𝛿2 − 𝛿1 for
inductive mode.
4 Advances in Power Electronics
ZS
CC
 (A
)
Time (s) Time (s)
200
0
−200
200
0
−200
200
0
−200
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
I
pc
c
(A
)
100
0
−100
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
sh
1
100
0
−100
(A
)
(A
)
I
pc
c1
I
sh
2
I
(A
)
(A
)
Time (s)
200
0
−200
200
0
−200
200
0
−200
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
100
0
−100
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
100
0
−100
Time (s)
200
0
−200
200
0
−200
200
0
−200
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
100
0
−100
0.4 0.45 0.5 0.55 0.6
0.4 0.45 0.5 0.55 0.6
100
0
−100
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
I
sh
1z
s
(A
)
I
sh
2z
s
(A
)
I
sh
1z
s
(A
)
I
sh
2z
s
(A
)
I
sh
1z
s
(A
)
I
sh
2z
s
(A
)
ZS
CC
 (A
)
Time (s)
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
ZS
CC
 (A
)
Time (s)
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
20
0
−20
0.55 0.6 0.65 0.7 0.75
(A1a) (A1b)
(A2a) (A2b)
(A3a) (A3b)
I
lo
ad
I
pc
c
(A
)
sh
1
(A
)
(A
)
I
pc
c1
I
sh
2
I
(A
)
(A
)
I
lo
ad
I
pc
c
(A
)
sh
1
(A
)
(A
)
I
pc
c1
I
sh
2
I
(A
)
(A
)
I
lo
ad
(a)
Figure 3: Continued.
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Figure 3: Performance of APFsh for the cases A1–A5 and the corresponding CC flow.
The possible maximum value for CC flow (𝐼cc-max <
𝑉dc/(𝐿 sh1 + 𝐿 sh2)) in one leg can be obtained as
𝐼cc-max =
(𝑆
11ON ∼ 𝑆12ON) ⋅ 𝑉dc
(𝐿 sha1 + 𝐿 sha2)
=
Δ𝑡 ⋅ 𝑉dc
(𝐿 sha1 + 𝐿 sha2)
, (6)
where 𝑆, 𝑆
11ON, and 𝑆12ON are the switch and switching time,
as shown in Figure 1, respectively.The possible value ofΔ𝑡 can
be obtained as Δ𝑡 = 𝑘 ⋅ 𝑇sw. Here, 𝑘 = 0, . . . , 1 and 𝑇sw is the
time period.
For 3-phase system, the ZSCC can be found as
ZSCC = 𝑖sh1-zs ∼ 𝑖sh2-zs, (7)
where 𝑖sh1-zs and 𝑖sh2-zs are the zero-sequence components of
the APFsh units.
This is also confirmed in [11] for APFsh topology analysis
based on a parallel interleaved inverter. It is also similar to
the rectifier analysis in [6]. In most of the research articles,
derivation or ZSCC cancellation has been carried out for two
inverters or APFsh units [7–11]. Moreover, the control meth-
ods discussed in the literature are mainly for PWM based
control system. None of them discuss the CC flow issues for
the parallel operation of APFs based on hysteresis control.
Therefore, an attempt has beenmade here to discuss the issues
related to hysteresis control.
4. Control Issues for the ZSCC Flow
There are mainly two ways to eliminate or reduce the ZSCC
flow: (i) breaking the route ofCCflowby introducing physical
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Figure 4: Performance of APFsh for the cases B1–B5 and the corresponding CC flow.
devices such as an isolation transformer or common mode
inductor or (ii) by proper control methods. From the deriva-
tion of ZSCCflow it is found that theCCvalue depends on the
duty cycle (𝛿) or switching frequency (𝑓sw), DC link voltage
(𝑉dc), and the interfacing inductor (𝐿 sh) of the APF units.
Therefore, before selecting the control method for multiple
APFsh units with a common Dc link, some design consid-
eration should be made to reduce the CC flow. The design
options that can be implemented to reduce the CC flow are as
follows.
(i) Decrease the 𝑉dc. According to the design criteria
of single/3-phase APFsh system there is a minimum
value of 𝑉dc that has to be maintained to compensate
the reactive and harmonic current.
(ii) As the 𝛿 = 𝜏/𝑇 = 𝜏𝑓sw, reducing the 𝑓sw and decreas-
ing the difference between the𝑓sw or 𝛿will reduce CC
flow.
(iii) Reduced 𝑓sw will further increase the 𝐿 sh (in the case
of hysteresis current control) and it will then in turn
reduce the circulating current flow. But increased 𝐿 sh
will reduce the VAR rating of APFsh.
It is also clear from the derivation that the CC flow does
not directly depend on the compensating current rating of
the APFsh units.Therefore, once the current or VAR rating of
APFsh is fixed, the design components (𝑓sw and𝐿 sh) should be
chosen in such a way so that the 𝐿 sh is possibly high and the
𝑓sw difference between the APFsh units is as low as possible.
In that case, introducing the common mode inductor in the
APFsh units can be a better choice. Implementation of a CC
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Figure 6: ZSCC comparison between the cases (a) A3, A4, and A5 and cases (b) A6, A7, and A8.
control method in the APFsh control strategy will further
reduce the CC flow. But it will then increase the control
complexity.
5. Selection of Control Method for APFsh Units
With the control issues of the CC flow in mind, selection of a
control strategy for theAPFsh units should bemade. Different
control strategies for parallel operation of multiple APF units
were reviewed [1, 2]. In general, control can be based on active
current sharing where the compensating power/current can
be divided equally or up to the compensating capacity of the
APFunits. Another prominent control is droop controlwhere
information exchange between the APF units is required.
For simplicity, a current sharing (power splitting) method
based on hysteresis current control has been chosen for the
remainder of the analysis. The control of switches mainly
depends on the control method for the APF units. In the case
of the current sharing method, the switching can be deter-
mined by current sharing (equally distributed) or a capacity
limitation technique. As an example, if 𝐼sh, 𝐼sh-ref, 𝐼APFsh-rated,
and 𝐼sw-ref are the Rms values of APF compensating cur-
rent, reference compensating current, rated current, and the
switching reference current for ON/OFF condition, then
𝐼sh ≤ 𝐼sw-ref for the current sharing technique where
𝐼sw-ref = 𝐼sh-ref/𝑁 and
𝐼sh ≤ 𝐼APFsh-rated for the capacity limitation technique.
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Figure 7: FFT analysis of the ZSCC for the cases (a) A6, (b) A7, and (c) A8.
6. Simulation Study
In-depth information on parallel operation ofmultiple APFsh
based on hysteresis current controller is not available yet,
especially in the case of ZSCC flow. Therefore, in the present
work, the objective is to reduce the ZSCC flow based on the
design parameter selection. Two units of APFsh have been
modelled here to operate in power sharing mode. In terms
of sharing the following proportions have been chosen:
(A) 𝐼APFsh1 = 𝐼APFsh2 = 0.5 ∗ 𝐼lqh-max and 𝐼lqh-max = 100A;
each APFsh compensates half of the load reactive and
harmonic components,
(B) 𝐼APFsh1 = 0.75 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.25 ∗ 𝐼lqh-max and
𝐼lqh-max = 100A,
(C) 𝐼APFsh1 = 0.6 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.4 ∗ 𝐼lqh-max; and
𝐼lqh-max = 100A,
(D) 𝐼APFsh1 = 0.6 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.4 ∗ 𝐼lqh-max; and
𝐼lqh-max = 200A.
In the case of a hysteresis current control based APFsh,
according to the selection of design parameters for APFsh,
described in [12–14] and the control issues of CC flow, the
CC flow can be reduced by the proper selection of the design
components including 𝑓sw, 𝐿 sh, ℎ, and𝑉dc. As the𝑉dc is fixed,
variation of other components has beenmade here to analyze
the reduction of CC flow. Results and discussion are given
below.
Table 1: A: 𝐼APFsh1 = 𝐼APFsh2 = 0.5 ∗ 𝐼lqh-max and 𝐼lqh-max = 100A.
Frequency
(kHz) Cases
𝐿 sh1/𝐿 sh2
(mH) ℎ1/ℎ2 (A)
THD@Ipcc
(%)
𝑓sw1 = 17.3
𝑓sw2 = 17.3
A1 0.625/0.625 5/5 2.57
A2 1.25/1.25 2.5/2.5 2.02
A3 1.25/0.625 2.5/5 1.74
𝑓sw1 = 17.3
𝑓sw2 = 11.6
A4 1.25/1.25 2.5/3.75 1.67
A5 1.25/1.875 2.5/2.5 2.35
𝑓sw1 = 13.0
𝑓sw2 = 11.6
A6 1.67/0.625 2.5/5 2.88
A7 1.67/1.25 2.5/3.75 2.82
A8 1.67/1.875 2.5/2.5 3.76
Table 1 shows the parameters that have been considered
for the proportion (A), as mentioned above. Corresponding
results have been given in Figure 3 and discussed below.
Figure 3 shows the performance study of the two APFsh
units in power sharing mode for the cases A1a–A5a where
each of the units compensates half of the load reactive and
harmonic components. APFsh1 starts working at the begin-
ning, whereas APFsh2 starts at 0.5 sec. As there is no ZSCC
that occurs before 0.5 sec, therefore the ZSCC waveforms for
the corresponding simulations have been shown in A1b–A5b
from 0.55 sec to 0.75 sec. For the cases A1–A3, the switching
frequency of both units was equal and the variations have
been made for 𝐿 sh and ℎ. Cases A1 and A2 show that the pos-
sible CC flow can be zero when 𝐿 sh1 = 𝐿 sh2 and ℎ1 = ℎ2; that
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Figure 8: Real-time simulation structure in SIL configuration with hardware synchronization mode.
Table 2: B: 𝐼APFsh1 = 0.75 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.25 ∗ 𝐼lqh-max; and
𝐼lqh-max = 100A.
Frequency
(kHz) Cases
𝐿 sh1/𝐿 sh2
(mH) 𝐻1/ℎ2 (A)
THD@Ipcc
(%)
𝑓sw1 = 17.3
𝑓sw2 = 17.3
B1 0.835/2.5 3.75/1.25 1.74
B2 0.418/1.25 7.5/2.5 1.81
B3 0.835/1.25 3.75/2.5 2.25
𝑓sw1 = 17.3
𝑓sw2 = 11.6
B4 0.835/1.87 3.75/2.5 2.25
B5 0.835/3.74 3.75/1.25 2.33
is, both the APFsh units are identical. Although the rating and
𝑓sw of each unit are the same, ZSCC can flow as shown in case
A3. This happens due to the difference in design parameters
𝐿 sh and ℎ. Cases A4, and A5 show the results for different
𝑓sw, 𝐿 sh, and ℎ. For both the cases, ZSCC flows. In a com-
parison with A3, A4 and A5, A5 shows better results in the
reduction of ZSCC flow. It is due to the higher values of 𝐿 sh
and lower values of ℎ, though the parameter 𝑓sw is different.
Table 2 shows the parameters that have been considered
for the proportion (B). Corresponding results have been
given in Figure 4 and discussed below.
Figure 4 shows that, for all the cases, ZSCC flows. Even
though the 𝑓sw values are different, the reduced ZSCC flow
occurs in the case of B5where the values for𝐿 sh are high and ℎ
are low compared to other cases.Theworst case occurs for B2
where 𝐿 sh is low and ℎ is high.
Tables 3 and 4 show the parameters for the cases C and
D where the sharing proportion is different than that for A
and B. For both the cases, values of 𝐿 sh are kept low, whereas
the values for ℎ are high. In both cases, 𝑓sw are equal. And
Table 3: C: 𝐼APFsh1 = 0.6 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.4 ∗ 𝐼lqh-max; and
𝐼lqh-max = 100A.
Frequency
(kHz) Cases
𝐿 sh1/𝐿 sh2
(mH) 𝐻1/ℎ2 (A)
THD@Ipcc
(%)
𝑓sw1 = 17.3
𝑓sw2 = 17.3
C1 0.625/0.625 5/5 2.65
Table 4: D: 𝐼APFsh1 = 0.6 ∗ 𝐼lqh-max; 𝐼APFsh2 = 0.4 ∗ 𝐼lqh-max; and
𝐼lqh-max = 200A.
Frequency
(kHz) Cases
𝐿 sh1/𝐿 sh2
(mH) 𝐻1/ℎ2 (A)
THD@Ipcc
(%)
𝑓sw1 = 17.3
𝑓sw2 = 17.3
D1 0.625/0.625 5/5 2.12
the same components have been chosen for D where the
compensating current is two times higher than that of case
C.
Figure 5 shows the performances for the cases C and D in
terms of ZSCCflow. In both cases, ZSCCflow is the same even
though for case D, APFsh units are compensating higher cur-
rent than that of C. These results indicate that the ZSCC flow
does not depend on the amount of compensating current.
These ZSCC flows are higher than that of A and B and this is
due to the lower values of 𝐿 sh.
Finally, a comparison has been made for the ZSCC
between the A3–A5 and A6–A8 cases for one cycle, as shown
in Figure 6. ForA3,𝑓sw is the same for both of theAPFsh units,
whereas for A4 and A5 it is different. But the values of 𝐿 sh
are comparatively higher for A5. Therefore, within A3 to A5,
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Figure 9: Performance of APFsh units for the cases (a) A6, (b) A7, and (c) A8.
the ZSCC flow is comparatively lower in the case of A5, as
shown in Figure 6(a).
For the cases A6–A8, the switching frequency (𝑓sw1) of
APFsh1 is reduced and therefore the value of 𝐿 sh increases, as
shown in Table 1. At the same time, the switching frequency
difference between the APFsh units is also reduced. The per-
formance of the APFsh units in terms of ZSCC flow for these
cases is reflected in Figure 6(b). This shows that ZSCC flow
can further be reduced by reducing the 𝑓sw (to increase the
value of 𝐿 sh) and the difference between the 𝑓sw of the APFsh
units. The reduction of zero-sequence harmonics content for
the cases A6–A8 is also shown in Figure 7, where it shows
that the magnitude of zero-sequence harmonics components
in the compensating current is reduced gradually for the cases
from A6 to A8. This also confirms the outcome as shown in
Figure 6.
But it also has to be kept inmind that increasing 𝐿 sh could
increase the THD at the PCC, as given in Table 1. Therefore,
in terms of design criteria for the selection of APFsh units to
place in multiple units with common DC link system, one
should consider the higher values of 𝐿 sh and lower the dif-
ference between 𝑓sw of the APFsh units with care about THD.
7. Real-Time Performance Study
With the advancement of technology, real-time performance
of any system can be observed using a real-time simulator.
Instead of developing the complete actual system at full
capacity, the controller/system can either be modelled in
software or can be built in hardware or can be a combination
of both. In real-time simulation, the accuracy of the compu-
tations depends upon the precise dynamic representation of
the system and the processing time to produce the results [15].
An electrical power system including 2 units of APFsh has
beenmodelled inMATLABusingRT-LAB (real-time simula-
tion) tools to observe the performance in the real-time envi-
ronment.The system is then tested in SIL (Software-in-Loop;
both the controller and the plant are simulated in real-time in
the same simulator)with the hardware synchronizationmode
(data communication is in real-time through the ADC/DAC)
which is similar to hardware-in-loop (HIL) test. Figure 8
shows the real-time simulation structure in a SIL configura-
tion used to develop the real-time environment by OPAL-
RT. With the combination of MATLAB SPS (Sim Power
System) fromMATHWORKS and the RT-LAB toolbox from
OPAL-RT, the real-time model of the power system and
controller is developed for the real-time simulator.
Figure 9 shows the results for the cases A6, A7, and A8,
where both the APFsh units are compensating harmonic cur-
rent in a power sharingmode.Thewaveformof the utility cur-
rent (𝑖
𝑠
) contains fewer harmonics forA7 compared toA6 and
A8. This happens because of the moderate value of 𝐿 sh and ℎ
for A7 compared to that of A6 (𝐿 sh is too low) and A8 (𝐿 sh is
too high). Therefore, the THD value is also reduced.
For the case of A8, although the THD increases, ZSCC is
reduced. Figures 10(a), 10(c), and 10(e) show the ZSCC flow
for these (A6–A8) cases and it clearly depicts the gradual
12 Advances in Power Electronics
ZS
CC
-A
6
(a)
ZS
CC
1
0.8
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
Time (s)
0 0.005 0.01 0.015 0.02
(b)
ZS
CC
-A
7
(c)
ZS
CC
1
0.8
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
Time (s)
0 0.005 0.01 0.015 0.02
(d)
ZS
CC
-A
8
(e)
ZS
CC
1
0.8
0.6
0.4
0.2
0
−0.2
−0.4
−0.6
−0.8
−1
Time (s)
0 0.005 0.01 0.015 0.02
(f)
Figure 10: ZSCC flow for the cases (a) A6, (c) A7, and (e) A8; the zoom-in for one cycle (b) A6, (d) A7, and (f) A8.
reduction of ZSCC from A6 to A8. It is also clear from the
zoom-in for one cycle study in Figures 10(b), 10(d), and 10(f)
that a considerable amount of ZSCCcan be reduced by proper
selection of design parameters for the APFsh units to operate
in load sharing mode. Thus, it validates the simulation,
analysis of the performance, and ZSCC flow study.
8. Conclusion
Capacity enhancement and operation flexibility are two of
the important limitations of the centralized APFsh unit when
placed in a DG integrated network, especially in the low
voltage distribution level where the compensating current
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could be high. Therefore multiple APFsh units can operate in
parallel.This can be controlled in an active load sharingmode
(intercommunication is required) or in droop control mode.
The most important part is the common DC link between
the APF units. Therefore, a circulating current could flow.
In the case of a hysteresis current controller based multiple
APFsh units in load sharing mode, this CC control is not yet
achieved. One of the difficulties of this CC flow control or
reduction is the variable switching frequency of the APFsh
units. By proper selection of design parameters, this CC flow
can be reduced in an acceptable level.
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